Hardness Assurance for Total Dose and Dose Rate Testing of a State-of-the-Art Off-Shore 32 nm SOI CMOS Processor by Gigliuto, Robert A. et al.
National Aerouulle& an.d Spaca Adminiidration 
Hardness Assurance for Total Dose and Dose 
Rate Testing of a State~of~the~Art Off~hore 
32 nm SOl CMOS Processor 
Kenneth A. LaBel, Martin A. Carts - NASA Goddard Space Flight Center 
Robert A. Gigliuto - MEl Technologies 
Carl M. Szabo, Jr. - Dell Services Federal Government 
Matt Kay, Tim Sinclair, Matt Gadlage, Adam Duncan, 
Dave Ingalls- NAVSEA Crane 
CMOS = complementary metal OX!de MrTUCOncl~ctar 
SOl = Silicon on IMUiator 
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Abstract. Hardness assurance test results of a AMD 32 nm SOl 
CMOS processor for total dose and dose rate response are 
presented. Testing was performed using commercial 
motherboards and software stress applications versus more 
traditional automated test equipment (ATE). 
AMD = 'ldvanc:ed M1cro D•.MaiS 
CMOE. = t.Omple'Tlenlllry metal wc1de semiCOilduclor 
SOl = &1110011 en Insulator 
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Background and Motivation 
• There has been much discussion throughout the community 
regarding the International Traffic in Arms (ITAR) regulations 
as they pertain to radlatlon~lnduced device tolerance. This is 
a dual edged sword: 
- How to protect critical U.S. technologies from unfriendly hands, 
while at the same time, 
- Commercial semiconductor manufacturers fear inadvertently 
exceeding the ITAR radiation levels. 
• The authors selected a representative off-6hore foundry 
product to evaluate how this semiconductor process would 
fare against a subset of the ITAR criteria: total dose and 
dose rate limits. 
• How the testing was performed is of note and discussion for 
the radiation effects community: 
Instead of the traditional bias board/automated test equipment (ATE) 
combo, we utilized commercial processor motherboards as the 
tester/bias board and a suite of "stress'' tssts (software tests that 
stress the device and measure perfonnance). 
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Current ITAR Microelectronics 
Radiation Levels -
Excerpt from THE UNITED STATES 
MUNITIONS LIST-§ 121.1 
• (d) Radiation-hardened microelectronic circuits 
that meet or exceed all five of the following 
characteristics: 
- (1) A total dose of 5x106 rad(Si); 
(2) A dose rate upset threshold of 5x108 rad(Si)/sec; 
- (3) A neutron dose of 1x1014 neutrons/cm2 (1 MeV 
equivalent); 
(4) A single event upset rate of 1x1o-1o errors/bit-day or 
less, for the CREME96 geosynchronous orbit, Solar 
Minimum Environment; 
(5) Single-event latchup (SEL) free and having a dose rate 
latch-up threshold of 5x108 rad(Si)/sec. 
• This effort looked at (1 ). (2). and part of (5} 
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• The Device Under Test (OUT) 
• The OUT is a modem state-of the-art dual-core processor 
from Advanced Micro Devices (AMD) ••• 
- Part number: AMD A4-Series AD33000JHXBOX 
- Lot date code: DA 1153PGN 
- This is a 2.5 GHz dual-core processor 
• Integrated floating point unit 
• Boltllevel 1 and level 2 caches 
• Die s ize· 228 mm2 
• Nominally a 65 Watt thermal design power ANDM~Joa. .... m,.._,., 
• Package: 905-pln lidded micro.Pin Gnd Array (J.IPOA) package 
The device utilizes the Llano proceaaor core with on-chip penpherala 
Including a dual-channel double date rate 3 (DDR3) memory controller, a 
Penpheral Component Interconnect (PCI) Expn~~~s 2,0 controller and high 
definition graphics controller 
• AMD is a fabless semiconductor manufacturer 
.. This specific device is built on GLOBALFOUNDRJES' 32nm fab process 
located in Dresden, Germany 
The process includes hi-K metal gates (HKMGs) on a partially-
depleted Silicon-on-insulator (PD-801) substrate 
AMD specs1 hUp /-cpu-world comiCPIJIIK10/AM~ea'!6ZQ.U. 
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• . Radiation Test Method -Total Dose 
• Traditional Method 
Custom Bias Board-
w/lnt8grat.d c1rcull: (IC) 
sockets and connections 
to outside the chamber 
Automated Tes;t Equipment (ATE) 
wltaat vectors 
step Irradiations using Bias Board 
foiiOYMCI by measurements 
w/ external ATE at specific: Intervals 
• Method Utilized Here 
Commercial Biostar A55MLV Motherboard 
(ldlp•IJwww bl08tllr.com-twlapp/wllmbllntroductlon.php?S_ID-1189tdJ 
one copy used as bias board 
one copy used as "tester'' running 
commercial "freeware" stress tester software 
Cdveat-
AddJtJonal sh1eldmg .surroundmg the proce$50r 
to •mmmtze exp~ure levels to non.prot:f'SSOI ICs 
Sample radiographic film overlay 
on bias motherboard 
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Total Dose Test Setu 
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• Dose Rate Test Method • Performed at NAVSEA Crane using the linear accelerator (LINAC) in 
electron beam mode 
• Exposures made while executing Intel Bum Test software on same 
motherboard as total dose tests. Full suite of stress tests run post-
exposure. 
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• Total Dose Results • Bottom line up front: 
- 3 samples irradiated 
- NO processor failures observed at tested levels (1, 4 and 
17 Mrad(Si), respectively). "17., is NOT a typo. 
• However, 
-- Bias motherboard (though all but the processor were 
heavily shielded) experienced failures/anomalies 
• Surprisingly, DDR3 memory modules failed {though they 
passed ''performance" In a commercial TRIAD memory 
tester post-Irradiation). 
- Varied by memory module with 1.1 krad(Si) being lowest 
failure level. 
• Fans degraded at - 4 krad(SI) - required motherboard swap 
• 1 motherboard failed@ 9.7 krad(SI)- entered a ''biased, but 
unknown" state- required motherboard swap 
Processor temperature "readings" degraded during all 
tests (see next chart) 
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Red line Indicates data po1nts using procnsor's temperature measurement Circuit 
Blue hne data us1ng external Infrared (IR) thermometer gun 
Increased temperature reading likely due to degradation on thermal circUit/diode 
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Dose Rate Test Results 
o Exposures between 5.6x107 to 2.6x1010 rad(Si)/sec 
o Processor upsets occurred above 1.8 x1oe rad(Si)/sec 
- Processor passed all post-exposure software stress tests 
• Graphic processor unit (GPU) experienced multiple 
modes of upset at all tested dose rates 
• No dose rate latchup noted up to 2.6x1010 rad(Si)/sec 
rad(Sil/He; Rnponae To Radiation I 
5.6x107 
''BIInkR • video t.mpor~rily blllnkld out, but lndep&ndentt)- .-.c:owred I 
to normal m 2-3 sec. Central proceuing unit (CPU) and GPU strus 
test continued runn1ng. No visible artifacts Ill GPU Window l 
1.0x101 "BIInkR 
2Ax101 "BBInkR I 
51x101 ''Blink" : 
1.Sx1D1 "BBink" \ I 
1.Sx101 "Blink" 
I 2.3 x10- CPU turned off; power on I'IIMt (POR) to recover ' 
4Ax101 CPU reset; auto recover I 
• CPU turned otr· PORto recover ' ~---.- ------=-----------------------·-- -----1 
2.Sx1D10 CPU turned otr; PORto recover ____ ___ _j 
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• Total Dose Processor "History" 
• INTEL 80386-20 (test date: 1993) -1 ~m CHMOS IV 
- Failure between 5-7.5 krad(Si) 
• http://radhome.gsfc.nasa.gov/radhomelpapersltid/PPM-9~2.pdf 
• INTEL 80486DX2-66 (test date: 1995)- 0.8 ~m CHMOS V 
- Failure between 20-25 krad(Si) 
• http://radhome.gsfc.nasa govlradhomelpspersltdB0486 htm 
• INTEL Pentium Ill (test date: 2000-2) - 0.25 11m 
- Failure -500 krad(Si) 
• http~llradhome.gsfc.nasa .govlradhom&'papersltidiG020802._P3_71D .pdf 
• AMD K7 (test date: 2002) - 0.18 ~m 
Failure >1 00 krad(Si) 
• http://radhome.gsfc nasa govlradhoJTJe/paperstYici/G020B02_PJ_nD pdf 
• Do we need more proof that seating is impr aving 
digital CMOS total aose pcttormance? 
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Takeaway Thoughts 
• Digital CMOS devices 
- Definitely can exceed portions of the ITAR criteria tested here 
without any intentional radiation hardening 
• However, multiple support/peripheral devices (i.e., 
surrounding the processor) failed at levels well below ITAR 
criteria 
· · Likely bipolar or analog (video) functions 
• No ONE conclusion can be made whether "commercial 
technology is pushing the ITAR envelope inadvertently" 
- Depends on the technology and device, BUT the potential for 
some devices to "push" Is there 
• Hardness assurance method used here, while clearly not as 
thorough as traditional ATE, provides a reasonable 
approach that is cost-effective 
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